



IMEP-LAHC, May 6, 2020

Coupling effects in Monolithic 3D technologies

A LabEX MINOS funded project | Starting year: 2017

Petros SIDERIS | PhD candidate



Gilles SICARD (leti/DACLE/SCCI/L3i) – Directeur de thèse

Perrine BATUDE (leti/DCOS/ LICL) – Co-Supervisor

Christoforos THEODOROU (IMEP-LAHC / CMNE) – Co-Supervisor

Outline of Presentation

- Introduction/Motivation
- Device level results
 - Impact of static coupling
 - Impact of dynamic coupling
- Circuit level results
 - Impact of coupling on SRAM, RO
- GP morphology
- Conclusions

Outline of Presentation


- **Introduction/Motivation**
- Device level results
 - Impact of static coupling
 - Impact of dynamic coupling
- Circuit level results
 - Impact of coupling on SRAM, RO
- GP morphology
- Conclusions

3D Sequential Integration (S3D)

Key advantages

More Moore

- 3DSI vs Planar:
 - -50% area
 - +26% performance/
-20% power



3D Sequential Integration (S3D)


Key advantages

More Moore

- 3DSI vs Planar:
 - -50% area
 - +26% performance/
-20% power

More than Moore

- New functionalities
(ex: 3D imagers)




Sequential vs Parallel Integration


Parallel integration

(e.g.: TSV, copper to copper bonding..)

1/ Wafers processed separately




2/ Stacking and contacting



Alignment made during bonding
 3σ min = 250nm

Sequential integration




Alignment by lithography
 3σ = 5nm (28nm stepper)

3D Sequential Integration (S3D)

Characteristics

- Very thin active & inter-tier layers
- Intermediate back-end-of-line (iBEOL)
- Ground Plane (GP)




3D Sequential Integration (S3D)

Characteristics



- Very thin active & inter-tier layers
- Intermediate back-end-of-line (iBEOL)
- Ground Plane (GP)

Challenges


- Thermal Budget (TB) constraints
- **Inter-tier coupling between devices**




Inter-tier coupling




Inter-tier coupling




- Identify victim-aggressor pairs
- Relate coupling elements: R, C, L




Inter-tier coupling




- Identify victim-aggressor pairs
- Relate coupling elements: R, C, L



Inter-tier coupling



- Identify victim-aggressor pairs
- Relate coupling elements: R, C, L




Scope of the study

		TOP TIER (EOT=1nm, $V_{DD}=1V$)	
		Digital	Mixed-Signal/RF
BOTTOM TIER	Digital ($V_{DD}=1V$)		
	Mixed-Signal/RF		
	Analog ($V_{DD}=2.5V$)		

- Conclude on GP insertion need & investigate GP morphology

Scope of the study




- Conclude on GP insertion need & investigate GP morphology

Outline of Presentation

- Introduction/Motivation
- **Device level results**
 - **Impact of static coupling**
 - **Impact of dynamic coupling**
- Circuit level results
 - Impact of coupling on SRAM, RO
- GP morphology
- Conclusions


Experimental details




Digital on Digital

- EOT=1nm ($V_{DD}=1V$)
- $t_{si}=7nm$
- $L_{G,nominal}=28nm$
- $t_{ILD}=130nm$
- No iBEOL
- Limited TB for TOP SOI



Inter-tier Static Capacitive Coupling





Drain Current $I_{D_{top}}$ (μA)





Inter-tier coupling vs 28FD local variability



Inter-tier coupling vs 28FD local variability





Inter-tier coupling vs 28FD local variability



- Digital on Digital: $\Delta V_{th,coupl}$ vs $\sigma_{\Delta V_{th,mismatch}}$**
 → Typical range of gate areas is allowed ($t_{ILD}=130nm$)¹

¹ P.Sideris et al., EUROSOI 2019



Inter-tier coupling vs 28FD local variability



- Digital on Digital: $\Delta V_{th,coupl}$ vs $\sigma_{\Delta V_{th,mismatch}}$**
 → Typical range of gate areas is allowed ($t_{ILD}=130\text{nm}$)¹

¹ P.Sideris et al., EUROSOI 2019



Inter-tier coupling vs 28FD local variability



- Digital on Digital: $\Delta V_{th,coupl}$ vs $\sigma_{\Delta V_{th,mismatch}}$**
 → Typical range of gate areas is allowed ($t_{ILD}=130nm$)¹

¹ P.Sideris et al., EUROSOI 2019



Inter-tier coupling vs 28FD local variability



- **Digital on Digital:** $\Delta V_{th,coupl}$ vs $\sigma_{\Delta V_{th,mismatch}}$
 \rightarrow Typical range of gate areas is allowed ($t_{ILD}=130nm$)¹
- **Digital on Analog:** $t_{ILD} \geq 350nm$ or GP insertion



¹ P.Sideris et al., EUROSOI 2019

Impact of gate length




- $\Delta V_{th, coupl}$ decreases for smaller L_G

Impact of gate length




- $\Delta V_{th,coupl}$ decreases for smaller L_G
- 28FD nominal L_G top devices show better immunity

Inter-tier Dynamic Capacitive Coupling




Step 0V \rightarrow 1V





- Fast switching of BG, can result in parasitic spikes ($i_{ac,coupl}$) at I_{dtop}

Inter-tier Dynamic Capacitive Coupling




Step 0V \rightarrow 1V





- Fast switching of BG, can result in parasitic spikes ($i_{ac,coupl}$) at I_{dtop}

Inter-tier Dynamic Capacitive Coupling




Step 0V → 1V




- Fast switching of BG, can result in parasitic spikes ($i_{ac,coupl}$) at I_{dtop}
- Shorter t_R of V_{Gbot} , increased $i_{ac,coupl}$ → AC more critical than DC coupling

Impact of switching time





Step $0V \rightarrow 1V$ (t_R variable)





- TCAD vs experimental: consistent results
- Extrapolation for shorter rise times: dependence on Ohm's law



Impact of gate length & width





Impact of gate length & width



Impact of gate length & width






Impact of gate length & width



- Dynamic coupling dependent on W_G but not on L_G

Impact of top-bottom misalignment





- $C_{D_{top},G_{bot}}$ critical \rightarrow Maximum when D_{top} , G_{bot} overlap

Outline of Presentation


- Introduction/Motivation
- Device level results
 - Impact of static coupling
 - Impact of dynamic coupling
- **Circuit level results**
 - **Impact of coupling on SRAM, RO**
- GP morphology
- Conclusions

2-bitcell S3D SRAM




Identical 6T-SRAM cells stacked – Aligned with 0 & 100% offset

2-bitcell S3D SRAM






Identical 6T-SRAM cells stacked – Aligned with 0 & 100% offset

2-bitcell S3D SRAM



Identical 6T-SRAM cells stacked – Aligned with 0 & 100% offset

2-bitcell S3D SRAM





Identical 6T-SRAM cells stacked – Aligned with 0 & 100% offset

- Negligible reduction of SNM¹



¹ P.Sideris et al., Solid-State Electronics, 2019

Dynamic coupling impact on Read-operation





Top-SRAM read-attempt while bottom-SRAM writes

Dynamic coupling impact on Read-operation





Top-SRAM read-attempt while bottom-SRAM writes

Dynamic coupling impact on Read-operation



Top-SRAM read-attempt while bottom-SRAM writes




Dynamic coupling impact on Read-operation



Top-SRAM read-attempt while bottom-SRAM writes

- Negligible impact for shortest rt in 28FD – **No GP needed**

RO stacked on Analog layer





- Top RO output frequency sensitive to $V_{G_{bot}}$ – **Need for GP**
- No impact on RO phase noise

Outline of Presentation



- Introduction/Motivation
- Device level results
 - Impact of static coupling
 - Impact of dynamic coupling
- Circuit level results
 - Impact of coupling on SRAM, RO
- **GP morphology**
- Conclusions

Ground Plane (GP) engineering





- Targets: Suppression level-freq., min. thickness, FEOL compatibility

GP RF crosstalk suppression





GP RF crosstalk suppression





- n^+ polySi GP offers 20dB of suppression up to 100GHz

PolySi vs Copper GP





- n⁺ polySi vs. Copper GP: comparable crosstalk attenuation

Impact of GP sizing





- Max. GP suppression → Max. covering of the top-tier SOI

Impact of GP sizing




- Max. GP suppression → Max. covering of the top-tier SOI

Impact of GP ground contact pitch




- Larger PolySi GP \rightarrow more GND taps to retain the decoupling band

Optimum GP size & number of GND contacts



Optimum GP size & number of GND contacts




Outline of Presentation


- Introduction/Motivation
- Device level results
 - Impact of static coupling
 - Impact of dynamic coupling
- Circuit level results
 - Impact of coupling on SRAM, RO
- GP morphology
- **Conclusions**

Summary

Intertier coupling effects




Max. static coupling



Max. dynamic coupling

Summary





Intertier coupling effects



$$\text{GP AREA: } L_{GP} \cdot W_{GP}$$





Summary

Impact of coupling effects

	Digital	Mixed-Signal/RF
Digital	 negligible	Layout & frequency depended
Mixed-Signal/RF	 acceptable (28FD noise margin)	
Analog	 critical	 critical

Summary

Impact of coupling effects

	Digital	Mixed-Signal/RF
Digital	 negligible	Layout & frequency depended
Mixed-Signal/RF	 acceptable (28FD noise margin)	
Analog	 critical	 critical

- GP → PolySi (FEOL), $t_{GP}=34\text{nm}$ (3D contact AR), $R_s = 295 \Omega/\square$

Thank you for attending

More technical details:

- [P.Sideris et al., EUROSOI 2019](#)
- [P.Sideris et al., SSE 2019](#)
- [P.Sideris et al., IEDM 2019](#)

Questions?

Email: petros.sideris@cea.fr – Follow up questions related to this work



IMEP-LAHC, May 6, 2020

Coupling effects in Monolithic 3D technologies

A LabEX MINOS funded project | Starting year: 2017

Petros SIDERIS | PhD candidate



Gilles SICARD (leti/DACLE/SCCI/L3i) – Directeur de thèse

Perrine BATUDE (leti/DCOS/ LICL) – Co-Supervisor

Christoforos THEODOROU (IMEP-LAHC / CMNE) – Co-Supervisor