Aller au menu Aller au contenu
Microelectronics, electromagnetism, photonics , microwave

> Events > Events-PhD_Defenses


Published on July 7, 2016
A+Augmenter la taille du texteA-Réduire la taille du texteImprimer le documentEnvoyer cette page par mail cet article Facebook Twitter Linked In
PhD Defense July 20, 2016 | Access map
 Defense of a doctoral thesis of  Anouar IDRISSI EL OUDRHIRI, for the University  Grenoble Alpes, Speciality "Nano Electronics & Nano Technologies ", entitled:
3 rue Parvis Louis Néel
38000 Grenoble

«Understanding of mechanical stress contribution on the electrical performances of advanced transistors on SOI»



Wednesday, July 20th,  2016 at 14:00

Abstract :
In microelectronic, the device's performance evolution is limited by the down-scaling. The mechanical stresses are a potential mobility booster to overcome these limitations. However it is essential to properly control their process integration and to understand their influence on channel transport. The aim of this thesis is to study the mechanical stress evolution in CMOS technology and its impact on electronic transport in sub-20nm realistic technologies. This work is based on bidimensional mechanical simulations. Different architectures FDSOI and TriGate are then studied. The simulated stress maps are compared to experimental characterization from electron diffraction. Several methods of electrical characterization and extraction of MOS transistor are used, especially the magnetoresistance technique. We analyze the mechanical stress impact on the mobility variations according to geometrical dimensions. Finally, we use the TCAD simulation in order to explore the potential of new innovative devices under development for future generations. Among them, the integration of high germanium concentration in source-drain regions or the impact of relaxations induced by dummy gates in process flow. In this perspective, electrical simulations based on piezoresistive approach become essential.

Advanced CMOS, mechanical strain, simulation, channel transport, modeling, electrical characterization.


Members of the jury :
  •  M. Francis CALMON,  Pr. INSA Lyon : President
  • M. Arnaud BOURNEL,  Pr. Université Paris-Sud: Rapporteur
  • M. Marc BESCOND, CR. CNRS à l’IM2NP Marseille: Rapporteur
  • M. Hervé JAOUEN, Ing. STMicroelectronics Crolles : Examiner
  • M. Sébastien MARTINIE, Ing. CEA-LETI Grenoble : Co-supervisor
  • Mme. Mireille MOUIS, DR. CNRS à l’IMEP-LaHC Grenoble : Supervisor

A+Augmenter la taille du texteA-Réduire la taille du texteImprimer le documentEnvoyer cette page par mail cet article Facebook Twitter Linked In


Thesis  prepared in the Laboratoiry CEA-LETI and  IMEP-LaHC, supervised by  Mireille MOUIS and Sébastien MARTINIE, co-supervisor.

Date of update July 7, 2016

Grenoble site
Grenoble INP - Minatec : 3, Parvis Louis Néel - CS 50257 - 38016 Grenoble Cedex 1

Chambery site
Université Savoie Mont Blanc - Rue Lac de la Thuile, Bat. 21 - 73370 Le Bourget du Lac
République Française         Logo CNRS_2019        Logo Grenoble INP - UGA   Grenoble Alps University    Université Savoie Mont Blanc
Université Grenoble Alpes